

# Critical Component Identification in Analog Electronic Circuits using Sensitivity Analysis

B Sree Latha\*

Research Scholar, JNTUH,  
Telangana, India

Dr S. P. Venu Madhava Rao

Professor, ECE, St. Martins Engg. College,  
Telangana, India

## Abstract—

**F**ault diagnosis of Analog Electronic circuits involves an exhaustive analysis of each and every component of the circuit. This is a procedure which is an analysis of each and every component and the complexity increases as the number of components increase. The faults in different components have varied effects on the performance of the circuit and some of the components are more critical than others. In this paper a method has been proposed to identify the critical components in an Analog circuit being diagnosed for faults. Sensitivity Analysis is used to identify these critical components. A second order Butterworth Filter is used to illustrate the method proposed in this paper. In this paper an algorithm has been proposed which identifies the most critical component of the circuit.

**Keywords—** Critical Components, Sensitivity Analysis, Cut off frequency, Multi Frequency approach.

## I. INTRODUCTION

Fault diagnosis of electronic circuits is of immense research interest for the past few decades. Analog circuits are used in many electronic systems such as home electronics, automotive electronics, industrial electronics, defence electronics, mobile electronics etc. The diagnosis of digital electronic circuits is well established, documented and implemented. The diagnosis of digital circuits is relatively less complicated when compared to the fault diagnosis of analog electronic circuits. The fault diagnosis of analog circuits is complex as it involves infinite number of combination of faults like tolerance of the component values. Also in most of the cases full knowledge of the circuit is not known and this creates a black box type of situation. The analog testing now has to be expedited by including Built in Self Test (BIST) and Design for Testability (DFT) by making them part of the design cycle of the IC fabrication process [1]. In this digital world most of the analog functions are translated into their digital equivalents, but significantly chips need the incorporation of analog circuits also [2].

The most popular methods of fault diagnosis is Simulation Before Test (SBT) approach and Simulation after Test (SAT) approach. In this paper the method used is SBT approach. In SBT approach the circuit under test (CUT) is simulated for all possible faults first and then the results are tabulated in a table called Fault Dictionary Table. The Fault Dictionary Table is constructed using methods like multi frequency method, multi nodal method etc. The size of the Fault dictionary is directly proportional to the number of faults being tested and generally becomes huge when the number of faults being diagnosed is high. Several optimization techniques are used to reduce the size of the dictionary thus taking finite time to diagnose faults.

## II. ANALOG FAULT DIAGNOSIS – SENSITIVITY

The main challenges today in analog fault diagnosis are to design universally accepted fault models, cost effective, faster and accurate diagnosis of faults. Importantly all this is desired even in the presence of inherent characteristics of analog circuits like tolerances, non linearity and in-accessible test nodes etc. A method to locally diagnose the non-linear dc circuits has been proposed. The fault diagnosis has been carried out by the rank test matrix based on input-output models [3]. Anil Pahwa and Ronald A. Rohrer [4] used band faults to construct fault dictionaries. Nodal analysis has been used to illustrate the ideas of both the Band faults and fault bands. Fault band is an exact approach, it first finds the non linear response when a catastrophic fault occurs and then does worst case analysis. Band fault method first finds the nominal worst case boundaries and then the faults are separated. An algorithm is proposed based on Simulation after test approach [5]. T.N. Trick and Y.Li proposed a new first order sensitivity fault isolation algorithm [6]. The independence of the sensitivity vectors indicates that the test points are capable of identifying faults. The degree of the testability of the circuit under test is determined by the rank of the sensitivity matrix of the columns. In this paper a method is proposed where the size of the ambiguity group is reduced by considering only the positive real parameter values. Hierarchical symbolic analysis methods are being developed in a big way in the recent years and are very useful to fault diagnosis of the linear analog circuits. These are used effectively to reduce the huge amount of time taken in sensitivity and tolerance analysis [7]. A graph based algorithm is used to select test points and stimuli automatically [8]. The criterion in selecting test points is maximum fault isolation. The selection of test stimuli uses sensitivity matrix. This method is cost effective as it does not use expensive circuit simulations. The residual generation is done by using robust detection filters and thresholds. The thresholds are important as they decide the effect of noise on

the fault isolation system. Proper design of threshold levels reduces the noise effects on the system. A modified version of the method using large change sensitivity for D.C. non linear circuits fault simulation is presented [9]. Symbolic analysis is used in the calculation of the column rank of the sensitivity matrix [10]. As symbolic analysis can handle only small circuits, DDD which is a graph based approach is used to deal with larger circuits. A combination of methods based on sensitivity, information channel and an integer coded dictionary formulation is used to diagnose faults [11]. The sensitivity based method is used to find ambiguity sets, the information channel based method is used to find the minimum set of measurements and the integer-code dictionary is based on the quasi Hamming distance. Also the efficiency of the technique is compared with a method based on entropy index. Test frequencies are selected using algebraic indices of a sensitivity matrix [12]. The matrix is obtained from the testability analysis of the circuit. Using test index (TI) selection of test frequencies is made which isolate maximum number of parametric faults. Sensitivity analysis and fuzzy logic have been used to analyze tolerance effects. The sub circuit extraction problem is similar to sub graph isomorphism. Fuzzy attributed graphs are used in sub graph isomorphism [13]. J.A. Starzyk and D. Liu [14] used ideal switches to indicate stuck-at, bridging and stuck-open faults. The resulting circuit is then analyzed to identify the stuck faults. The SBT approach has been used to develop an automatic system to select frequencies has been proposed. The measured values are compared with the set of examples in the fault dictionary. Global sensitivity analysis method and fuzzy processing method are applied to obtain sensitivity curves. Fang Liu and others [15] used Bayesian frame work to diagnose parametric faults in circuits. As this method requires lots of statistical profiling, a hierarchical process variability analysis is used. Sensitivity analysis has been used to select measurement data which will isolate maximum faults.

### III. CRITICAL COMPONENTS

In this paper critical components are identified in an analog electronic circuit by using sensitivity analysis. The method proposed in this paper has several advantages and helps in reducing the simulation runs and optimizes the fault dictionary table.

#### Algorithm 1:

- Step 1: First the circuit is analyzed for nominal values i.e. the circuit is simulated for nominal values.
  - Step 2: Each component values are varied by a certain percent (5% and 10%) at a time and the output value is found out.
  - Step 3: The variation in the output value is compared with the nominal values.
  - Step 4: The sensitivity of each component with respect to the output is calculated.
  - Step 5: The different values are then analyzed to find the component which has the maximum effect on the output.
  - Step 6: The component(s) which has the maximum sensitivity is called the Critical Component ('s).
  - Step 7: The value of the critical component ('s) is now re simulated for a variation in value which is less than the value taken earlier. This is done to recheck the critical components identified earlier.
- The method proposed in this paper identifies critical components in the Circuit Under Test (CUT). This helps the manufacturer to take more precautions during manufacturing so that the tolerance is reduced and they are made more precise.

### IV. CIRCUIT UNDER TEST (CUT)

The circuit used is a 2<sup>nd</sup> order Butterworth Filter and the multi frequency method is used as proposed by S.P. Venu, Sarat and Lal Kishore in [16]. As per this the frequency set chosen are those frequencies above and below the cut off frequency of the CUT chosen. The test frequency  $f_T$  set chosen is:

$$f_T = [ 500, 800, 1000, 1200, 1500].$$




Figure: 2<sup>nd</sup> Order Butterworth Filter

The number of components in the given circuit is  $R_1, R_2, R_3, R_4, R_5, C_1$  and  $C_2$  (seven components). The circuit is simulated for both the nominal values and for a change in value (increase or decrease) by 10 % and 5% from the normal component values.

The types of faults associated with the corresponding names are given in Table 1.

Table 1: Fault Types

S. No	Fault Type	Name
1	Nominal	F <sub>0</sub>
2	R <sub>1</sub> up 10%	F <sub>1</sub>
3	R <sub>2</sub> up 10%	F <sub>2</sub>
4	R <sub>3</sub> up 10%	F <sub>3</sub>
5	R <sub>4</sub> up 10%	F <sub>4</sub>
6	R <sub>5</sub> up 10%	F <sub>5</sub>
7	C <sub>1</sub> up 10%	F <sub>6</sub>
8	C <sub>2</sub> up 10%	F <sub>7</sub>
9	R <sub>1</sub> down 5%	F <sub>8</sub>
10	R <sub>2</sub> down 5%	F <sub>9</sub>
11	R <sub>3</sub> down 5%	F <sub>10</sub>
12	R <sub>4</sub> down 5%	F <sub>11</sub>
13	R <sub>5</sub> down 5%	F <sub>12</sub>
14	C <sub>1</sub> down 5%	F <sub>13</sub>
15	C <sub>2</sub> down 5%	F <sub>14</sub>

The CUT is simulated for both nominal condition and faulty conditions. The circuit values are changed to simulate the error in all the cases shown in table1. The reading of the circuit are tabulated in Table 2 and Table 3.

The actual readings of the filter are shown in Table 2 for a component variation increase of 10%.

Table 2.

Frequency	FAULTS							
	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	F <sub>4</sub>	F <sub>5</sub>	F <sub>6</sub>	F <sub>7</sub>
500	4.396	4.177	4.644	4.605	5.015	4.396	4.759	4.852
800	9.204	8.941	9.443	9.164	9.629	9.204	9.361	9.462
1000	9.89	9.75	10.024	9.83	10.097	9.89	9.943	9.995
1200	10.148	10.045	10.25	10.097	10.287	10.149	10.18	10.211
1500	10.339	10.258	10.42	10.304	10.432	10.34	10.361	10.377

The actual readings of the filter are shown in Table 2 for a component variation decrease of 10%

Table 3.

Frequency	FAULTS							
	F <sub>0</sub>	F <sub>8</sub>	F <sub>9</sub>	F <sub>10</sub>	F <sub>11</sub>	F <sub>12</sub>	F <sub>13</sub>	F <sub>14</sub>
500	4.396	4.672	4.155	4.132	3.819	4.396	4.01	3.939
800	9.204	9.467	8.912	9.222	8.432	9.204	8.968	8.8
1000	9.89	10.038	9.735	9.951	9.583	9.89	9.816	9.74
1200	10.148	10.26	10.034	10.205	9.953	10.148	10.107	10.06
1500	10.339	10.427	10.249	10.382	10.211	10.339	10.312	10.288

## V. RESULTS

Sensitivity analysis has been carried out and the sensitivity of each and every component has been calculated. The sensitivity analysis results are shown in Table 4 for a component variation of increase in 10% and Table 5 for a component variation of 10% decrease.

Table 4: Sensitivity analysis for 10% increased variation in the component values.

Frequency	Sensitivity						
	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>
<b>500</b>	<b>8.11</b>	<b>15.7</b>	<b>6.33</b>	<b>18.76</b>	<b>0</b>	<b>77.23</b>	<b>97.02</b>
<b>800</b>	<b>9.74</b>	<b>15.13</b>	<b>-1.21</b>	<b>12.88</b>	<b>0</b>	<b>33.4</b>	<b>54.89</b>
<b>1000</b>	<b>5.19</b>	<b>8.481</b>	<b>-1.82</b>	<b>6.273</b>	<b>0</b>	<b>11.28</b>	<b>22.34</b>
<b>1200</b>	<b>3.81</b>	<b>6.456</b>	<b>-1.55</b>	<b>4.212</b>	<b>0.1</b>	<b>6.809</b>	<b>13.4</b>
<b>1500</b>	<b>3.00</b>	<b>5.127</b>	<b>-1.06</b>	<b>2.818</b>	<b>0.1</b>	<b>4.681</b>	<b>8.085</b>

Table 5: Sensitivity analysis for 10% increased variation in the component values

Frequency	Sensitivity						
	S <sub>8</sub>	S <sub>9</sub>	S <sub>10</sub>	S <sub>11</sub>	S <sub>12</sub>	S <sub>13</sub>	S <sub>14</sub>
500	10.2	15.25	8	17.48	0	82.13	97.23
800	9.74	18.48	-0.55	23.39	0	50.21	85.96
1000	5.48	9.81	-1.85	9.303	0	15.74	31.91
1200	4.15	7.215	-1.73	5.909	0	8.723	18.72
1500	3.26	5.696	-1.3	3.879	0	5.745	10.85

Table 6: Average sensitivity of the Components

Sensitivity						
S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>
-6.270	10.734	0.327	10.491	0.020	29.596	44.043

As seen from these results it has been found that the most critical component is C<sub>2</sub>. The other critical components in the descending order of criticality are C<sub>1</sub>, R<sub>4</sub> and R<sub>2</sub>. As such components are to be chosen precisely to prevent faults in the circuit. In this paper an algorithm has been proposed which identifies the most critical component of the circuit.

#### REFERENCES

- [1] K.D. Wagner and T.W. Williams, "Design for testability of analog/digital networks", IEEE Transactions on Industrial Electronics, Vol. 36, May 1989, pp. 227-230
- [2] Prithviraj Kabisatpathy, Alok Barua and Stayabroto Sinha, *Fault Diagnosis of Analog Integrated Circuits*, Springer International Edition, 2008.
- [3] V.Visvanathan and Alberto Sangiovanni - Vincentelli, "Diagnosability of Non linear circuits and Systems-Part-I: The DC case", IEEE Transactions on Circuits and Systems, Vol. CAS-28, November 1981, pp. 1093-1102
- [4] Anil Pahwa and Ronald A. Rohrer, "Band Faults: Efficient approximations to fault bands for the simulation before fault diagnosis of linear circuits", IEEE Transactions on Circuits, Systems, Vol. CAS-29, February 1982, pp. 81-88.
- [5] Chwan-Chia Wu, Kazuo Nakajima, Chin-Long Wey and Richard Saeks, "Analog fault diagnosis with failure bounds", IEEE Transactions on Circuits and Systems, Vol. CAS-29, May 1982.
- [6] T.N. Trick and Y.Li, "A sensitivity based algorithm for fault isolation in analog circuits", Proceedings of International Symposium on Circuits and Systems, Vol.3, 1983, pp. 1098-1101
- [7] F.Eberhardt, W.Tenten and P.R. Shepherd, "Improvements in hierarchical symbolic tolerance and sensitivity analysis", Electronic Letters, Vol.35, No. 4, 1999, pp. 261 -263.
- [8] Jiun-Lang Huang and Kwan-Ting Cheng, "Analog fault diagnosis for unpowered circuit boards", International Test conference, pp. 640-648.
- [9] Anil Samavedam, Karti Mayaram and Terri Fiez, "A scalable substrate noise coupling model for mixed-signal ICs", IEEE, 1999
- [10] A.Luchetta, S.Manetti and M.C.Piccirilli, "Critical comparison among some analog fault diagnosis procedures based on symbolic techniques", Proceedings of the 2002 Design, Automation and Test in Europe conference and Exhibition, IEEE 2002
- [11] Jerzy Rutkowski and Jan Machniewski, "Integer code DC fault dictionary", ISCAS 2000- IEEE International Symposium on Circuits and Systems, May 28-31, pp 713-716.
- [12] Franseco Grasso, Antonio Luchetto, Stefano Manetti and Maria Cristina Piccirilli, "A method for the automatic selection of test frequencies in analog fault diagnosis", IEEE Transactions on Instrumentation and Measurement, Vol. 56, No. 6, December 2007
- [13] Nian Zhang and Donald C.Wunsch II, "Speeding up VLSI layout verification using Fuzzy attributed graphs approach", IEEE Transactions on Fuzzy systems, Vol. 14, No. 6, December 2006, pp.728-737.
- [14] J.A.Starzyk and D.Liu, "Locating stuck faults in analog circuits", IEEE, 2002, pp. 153-156.
- [15] Fang Liu, Plamen K. Nikolov and Sule Ozev, "Parametric fault diagnosis for analog circuits using a Bayesian framework", Proceedings of the 24<sup>th</sup> IEEE VLSI Test Symposium (VTS'06), 2006.
- [16] S.P. Venu Madhava Rao, N. Sarat Chandra Babu & K. Lal Kishore, "Fault Diagnosis algorithm for analog electronic circuits based on Node-Frequency Approach", International Journal of Computer Science and Information Security, Vol. 8, No. 4, 2010, pp. 291-298.